《0132279088_pp_12》.ppt

  1. 1、本文档共48页,可阅读全部内容。
  2. 2、原创力文档(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
《0132279088_pp_12》.ppt

Figure 12–1 Basic computer block diagram. Figure 12–2 Basic block diagram of a typical computer system including common peripherals. The computer itself is shown within the gray block. Figure 12–3 Figure 12–4 The 8086/8088 has two separate internal units, the EU and the BIU. Figure 12–5 The internal organization of the 8088 microprocessor. Figure 12–6 Nonoverlapping and overlapping segments in the first 1 MB of memory. Each segment represents 64 kB. Figure 12–7 Formation of the 20-bit physical address from the segment base address and the offset address. Figure 12–8 Illustration of the segmented addressing method. Figure 12–9 Figure 12–10 Figure 12–11 The general register set. Figure 12–12 The status and control flags. Figure 12–13 Registers for the Intel processors from 8086/8088 through Pentium. Figure 12–14 Hierarchy of programming languages relative to computer hardware. Figure 12–15 Assembly to machine conversion using an assembler. Figure 12–16 High-level to machine conversion with a compiler. Figure 12–17 Machine independence of a program written in a high-level language. Figure 12–18 Flowchart for adding a list of numbers. Figure 12–19 Steps in beginning to execute the addition program with Debug. Figure 12–20 Last portion of tracing the addition program. The sum 00F1 is shown in blue with the low part (F1) given first. Figure 12–21 Flowchart. The variable BIG represents the largest value. Figure 12–22 Listing of Debug portion of program. Figure 12–23 Data before and after a run. Figure 12–24 The basic polled I/O configuration. Figure 12–25 A basic interrupt-driven I/O configuration. Figure 12–26 A memory I/O transfer handled by the CPU. Figure 12–27 A DMA transfer. Figure 12–28 The interconnection of microprocessor-based system components by a bidirectional, multiplexed bus. Figure 12–29 An example of

文档评论(0)

wfkm + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档